

**Amendments to the Claims:**

This listing of claims will replace all prior versions, and listings, of claims in the application:

**Listing of Claims:**

1. (Currently Amended) An improved binary decoder, comprising:  
selection means for activating a selected output corresponding to ~~a~~an input binary value, and  
deselecting means coupled to each output that deactivates all other outputs when the selected output is activated.
2. (Original) The improved binary decoder of claim 1, wherein the selection means comprises a circuit arrangement of gates for selecting a desired output.
3. (Original) The improved binary decoder of claim 1, wherein the deselecting means comprises a circuit arrangement having a single input connected to the selected output of the selection means, and a plurality of outputs each of which is connected to one of the remaining outputs of the selection means, such that when the input of the circuit arrangement is active all the other outputs of the decoder are forced to the inactive state.
4. (Original) A method for providing an improved binary decoder, comprising the steps of:  
providing selection means for activating a selected output corresponding to the input binary value, and  
providing a deselecting means coupled to each output for deactivating all other outputs of the selection means when the selected output is activated.

5. (Currently Amended) A ~~binary-encoder~~ decoder, comprising:

a first pair of parallel-coupled transistors and a second pair of parallel-coupled transistors, the first and second pair of parallel-coupled transistors coupled between a voltage source and first and second outputs, respectively;

a third transistor coupled between the first output and a reference potential, and a fourth transistor coupled between the second output and the reference potential; and

the first and second pair of parallel-coupled transistors each having an input terminal, and the third and fourth transistors each having an input terminal, the first output coupled to a first input of the second pair of parallel-coupled transistors, the second output coupled to a first input of the second pair of parallel-coupled transistors.

6. (Currently Amended) The ~~encoder-decoder~~ of claim 5, wherein the input terminals of the first and second pair of parallel-coupled transistors are each configured to receive a compliment of a first input signal, the input terminal of the third transistor configured to receive the compliment of a second input signal and the input terminal of the fourth transistor configured to receive the uncomplimented first input signal.

7. (Currently Amended) The ~~encoder-decoder~~ of claim 5, wherein the input terminals of the first and second pair of parallel-coupled transistors are each configured to receive the uncomplimented input of a first input signal, the third transistor having its input terminal configured to receive the compliment of a second input signal, and the fourth transistor having its input terminal configured to receive the uncomplimented second input signal.

8. (Currently Amended) ~~An encoder~~ A decoder for integrated circuits, comprising:

a first set of parallel-coupled transistors coupled between a voltage source and a first output and comprising first, second, and third transistors, each having respective inputs;

a second set of parallel-coupled transistors coupled between the voltage source and a second output, the second set of parallel-coupled transistors comprising fourth, fifth, and sixth transistors, each having respective inputs;

a seventh transistor coupled between the first output and a common node and having an input, an eighth transistor coupled between the second output and the common node and having an input, and a ninth transistor coupled between the common node and a voltage reference and having an input.

9. (Currently Amended) The ~~encoder~~decoder of claim 8, wherein the input of the first transistor is coupled to the second output, the input of the third transistor is coupled to the second output, the input of the seventh transistor is configured to receive an uncomplimented first input signal, the input of the eighth transistor is configured to receive the compliment of the first input signal, the input of the second transistor configured to receive the compliment of a second input signal, the input of the third transistor configured to receive the compliment of a third input signal, the input of the fifth transistor configured to receive the compliment of the second input signal, the input of the sixth transistor configured to receive the compliment of the third input signal, the input of the ninth transistor configured to receive the compliment of the second input signal, and the reference potential set to the uncomplimented third input signal.

10. (Currently Amended) The ~~encoder~~decoder of claim 8, wherein the first and second outputs are set to active low.

11. (Currently Amended) The ~~encoder~~decoder of claim 8, wherein the input of the first transistor is coupled to the second output, the input of the fourth transistor is coupled to the first output, the input of the seventh transistor is configured to receive an uncomplimented first input signal, the input of the eighth transistor configured to receive the compliment of the first input signal, the input of the second transistor configured to receive the compliment of the second input signal, the input of the third transistor configured to receive an uncomplimented third input signal, the input of the fifth transistor configured to receive the compliment of the

second input signal, the input of the sixth transistor configured to receive the uncomplimented third input signal, the input of the ninth transistor configured to receive the complimented input of the second input signal, and the reference potential set to the complimented third input signal.

12. (Currently Amended) The ~~eneoder~~-decoder of claim 8, wherein the input of the first transistor is coupled to the second output, the input of the fourth transistor is coupled to the first output, the input of the seventh transistor is coupled to an uncomplimented first input signal, the input of the ninth transistor is coupled to an uncomplimented second input signal, the input of the second transistor is coupled to a complimented third input signal, the third transistor is coupled to an uncomplimented second input signal, the fifth transistor is coupled to the second uncomplimented input signal, the sixth transistor is coupled to the complimented third input signal, and the ground reference is set to the uncomplimented third input signal.

13. (Currently Amended) The ~~eneoder~~-decoder of claim 8, wherein the input of the first transistor is coupled to the second output, the input of the fourth transistor is coupled to the first input, the input of the seventh transistor is coupled to an uncomplimented first input signal, the input of the second transistor is coupled to an uncomplimented second input signal, the input of the third transistor is coupled to an uncomplimented third input, the input of the fifth transistor is coupled to the uncomplimented second input signal, the input of the sixth transistor is coupled to the uncomplimented third input signal, the input of the eighth transistor is coupled to the complimented first input signal, the input of the ninth transistor is coupled to the uncomplimented second input signal, and the reference voltage set to the complimented third input signal.

14. (Currently Amended) The ~~eneoder~~-decoder of claim 8, wherein the first and second pair of parallel-coupled transistors comprises ~~TMOS~~-PTMOS transistors, and the third and fourth transistors comprise NMOS transistors.